Design Verification Engineer - VLSI/ASIC/FPGA

Design Verification Engineer - VLSI/ASIC/FPGA Hardware

Experience: 3 - 25 Years

Location: - Permanent Remote anywhere in the World

Contract Length: 6 Months

Type: Full time contract(8 hrs/day) Overlap Hours: 4 hrs/day with PST

Mandatory Skills

Overall - 5 years of exp.

Min of 2 years of relevant experience in Hardware Design and/or Hardware Verification

Experience With One Or More On The List Below

• >ASIC
• >VLSI
• >FPGA
• >SOC
  
  

Experience with one or more on the list below

• >SystemVerilog development
• >Verilog development
• >Testbench development and/or verification.
  
  

Good communication skills in English.

LLM experience is not mandatory, however, the candidate should be fine to work as a LLM Engineer for Verilog.

Must-Have

• BS or MS degree in Electrical, Engineering, or related field.
• 3-5 years of proven experience in hardware design development.
• Expertise in HDLs such as Verilog, SystemVerilog, VHDL, and SystemC.
• Expertise in scripting, front-end and verification workflows, and integrations within the hardware design environment.
• Expertise in UVM environments
• Expertise in Formal Verification
• Expertise in Lint process and refinement
• Good communication skills in English
  
  

Job Description

We're searching for an exceptional hardware design Developer to play a pivotal role in using the hardware design platform to generate the training data to enhance enterprise LLMs' capabilities. This unique position offers the chance to directly contribute to the sophistication of enterprise LLMs, ensuring they operate with unparalleled efficiency and intelligence.

Your Mission

• Develop, configure, and customize the hardware design platform, utilizing it to generate vital training data for enterprise LLMs.
• Liaise with research teams to translate requirements into actionable data insights, directly impacting our LLMs' performance.
• Uphold the highest standards in coding, debugging, and documentation, ensuring the hardware design solutions are optimized for LLM training and benchmarking.
• Collaborate across teams to identify and prioritize needs, contributing to the LLMs' ability to understand and automate complex processes.
  
  

We Need

• BS or MS degree in Electrical, Engineering, or related field.
• 3-5 years of proven experience in hardware design development.
• Expertise in HDLs such as Verilog, SystemVerilog, VHDL, and SystemC.
• Expertise in scripting, front-end and verification workflows, and integrations within the hardware design environment.
• Exceptional problem-solving, communication, and collaborative skills.Familiarity with ML and AI systems
  
  

Skills: asic,integrations within hardware design environment,collaborative skills,front-end integration,universal verification methodology (uvm),collaboration,systemverilog development,hardware design,lint process refinement,artificial intelligence,integrations in hardware design,systemc,hdls,scripting,ml and ai systems,verilog-a,ml systems,hdl (vhdl, systemc),formal verification,machine learning,hdls (verilog, systemverilog, vhdl, systemc),coding,problem-solving,integrations with hardware design environment,ml,familiarity with ml and ai systems,knowledge of ml and ai systems,electrical engineering,front-end development,electronics hardware design,testbench development,communication skills,ai systems,integration within hardware design environment,hdls (vhdl, systemc),lint process and refinement,vlsi,integrations within the hardware design environment,front-end,fpga,design,verilog,communication,good communication skills,integration,uvm,front-end and verification workflows,front-end workflows,uvm environments,hdl,hardware verification,verification,vhdl,hardware design development,systemverilog,hdl expertise,soc,lint process,ai and ml familiarity,documentation,debugging,ml and ai familiarity,integrations,front-end verification workflows,ai,verification workflows,verilog development,communication skills in english