Track This Job
Add this job to your tracking list to:
- Monitor application status and updates
- Change status (Applied, Interview, Offer, etc.)
- Add personal notes and comments
- Set reminders for follow-ups
- Track your entire application journey
Save This Job
Add this job to your saved collection to:
- Access easily from your saved jobs dashboard
- Review job details later without searching again
- Compare with other saved opportunities
- Keep a collection of interesting positions
- Receive notifications about saved jobs before they expire
AI-Powered Job Summary
Get a concise overview of key job requirements, responsibilities, and qualifications in seconds.
Pro Tip: Use this feature to quickly decide if a job matches your skills before reading the full description.
What You Will Be Doing
- Full Chip Layout implementation and analysis of partition groups / top-level according to specifications, under challenging constraints, targeting for the area, route and integration.
- Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex layout and congestion problems.
- Daily work involves all aspects of layout implementation and analysis - DRC, LVS, ANT for partition groups and full chip level.
- Taking part inflows development.
- B.SC. in Electrical Engineering/Computer Engineering.
- 4-6 years of experience as BE/LO engineer.
- Ability to quickly adapt to new technology and go deep into new areas
- Strong communication skills
- Great teammate.
- Drive new solutions based on any issues that arise
- Knowledge in physical design flows and methodologies (PNR, STA, physical verification).
- Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.).
JR1995719
Ready to apply?
Join NVIDIA and take your career to the next level!
Application takes less than 5 minutes

