ASIC Digital Design Engineer - IP Security
We are proud to be partnered with a leading technology innovator who is driving digital transformation for a connected future.
They are looking for multiple ASIC Digital Design Engineers - IP Security to join the team of digital design and implementation of leading-edge Security IPs for our clients next generation chip sets for mobile, automotive and compute.
Ideal profile
- Bachelor's degree in science, Engineering, or related field.
- 2+ years of experience in ASIC digital design, including micro-architecture and RTL design
- Knowledge of logic design using Verilog/VHDL.
- Understanding of low power microarchitecture techniques
- Exposure to Synthesis and STA flows and the associated tools: Design Compiler, Fusion Compiler etc
- Exposure to security concepts and implementation techniques is desired.
- Excellent communication skills
Benefits
- Competitive base salary + bonus
- RSUs
- Pension and pension match
- Very good holiday allowance
- Wellbeing days
- Hybrid working
- Relocation support
If this sounds interesting and you'd like to learn more, click the link below to apply or email me with a copy of your resume on [email protected]
By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-recruit.com/wp-content/uploads/2024/07/European-Tech-Recruit-Privacy-Notice-2024.pdf
Key Skills
Ranked by relevance
Related Jobs
3 roles aligned with this opportunity
Senior Systems Engineer (DSP) - C/C++ / MATLAB / Python
2026-05-22
Systems Software Engineer - Embedded / Sensors
2026-05-18
Software Engineer (all genders)
2026-05-24
- Posted
- Jun 07, 2025
- Type
- Full-time
- Level
- Associate
- Location
- Cork
- Company
- European Tech Recruit
Industries
Categories
Related Jobs
3 roles aligned with this opportunity
Senior Systems Engineer (DSP) - C/C++ / MATLAB / Python
2026-05-22
Systems Software Engineer - Embedded / Sensors
2026-05-18
Software Engineer (all genders)
2026-05-24