About the company:

We have partnered with a renowned global leader in information and communications technology (ICT) infrastructure and smart devices. They are providing full-stack, all-scenario solution for products and services carriers, enterprises, governments, and individual consumers worldwide.

Our client is looking for a Digital Back-end Engineer to join the team.

Job Description

1. Responsible for the physical architecture design and implementation of SoCs, utilizing mainstream EDA tools to complete the full-flow design from RTL to GDS.
2. Execute chip/module-level placement and routing, clock tree synthesis (CTS), static timing analysis (STA), power simulation, IR drop analysis, crosstalk analysis, and physical verification.
3. Collaborate with front-end, packaging, and ESD teams to improve the chip design from the very beginning to fix timing, power, area, and ESD problems.

Job Requirements

1. Bachelor’s degree or above in Microelectronics, Electronic Engineering, Computer Science or a related field.
2. Familiar with mainstream EDA tools with a deep understanding of logic synthesis, floor planning, placement and routing, static timing analysis (STA), and power analysis flows.
3. Proficient in physical verification, including LVS/DRC and other checking rules.
4. Preference will be given to candidates familiar with semiconductor devices and fabrication processes.

Interested candidates, who wish to apply for the advertised position, please click on "Apply Now". We regret that only shortlisted candidates will be notified.

EA License No.: 01C4394

By sending us your personal data and curriculum vitae (CV), you are deemed to consent to PERSOL Singapore Pte Ltd and its affiliates to collect, use and disclose your personal data for the purposes set out in the Privacy Policy available at https://www.persolsingapore.com/policies. You acknowledge that you have read, understood, and agree with the Privacy Policy